ADC-based CDRs take digital samples of the received signal to recover the clock and data. Digital representation of the signal allows for extensive channel equalization in the digital domain. Recently-reported ADC-based CDRs sample the signal at 1× or 2× the baud rate. The 1× CDR aligns the sampling clock with the signal using a phase-tracking feedback loop [1] [2] , which requires a voltage-controlled oscillator or phase interpolator, both analog circuits, to adjust the phase of the sampling clock. To eliminate these analog circuits (and their phase control) in favor of an all-digital implementation, a blind-sampling ADC-based CDR (top of Fig. 8 .6.1) samples the received signal at 2× without phase locking to the signal. The CDR then interpolates between the blind samples to obtain a new set of samples in order to recover the phase and data [3] [4] . The doubling of the sampling rate, however, increases the ADC power consumption or, equivalently, reduces the maximum baud rate due to the conversion-rate limitations of ADCs. This paper presents a new fractional-sampling-rate (FSR) CDR architecture, shown in Fig. 8 .6.1, that samples the received signal blindly at a fractional rate of 1.45×, hence reducing the ADC power per Gb/s of data rate by 27.3% compared to the 2× architecture. This architecture uses a digital phase detector (PD) that estimates the data phase directly from the blind digital samples, thus eliminating the need for interpolation. This PD enables data recovery in a feed-forward path, further simplifying the CDR architecture. Measurements of a test-chip fabricated in 65nm CMOS confirm that the FSR CDR successfully recovers data with BER<10 -13 at 6.875Gb/s from samples taken at 10GS/s.
A block-diagram of the CDR architecture is shown in Fig. 8 .6.2. We blindly sample a 6.875Gb/s signal with four time-interleaved 2.5GS/s 5-bit flash ADCs for a total sampling rate of 10GS/s, corresponding to 1.45 samples per unit interval (UI). This sampling rate makes the sampling interval (SI) equal to 11/16 UIs, which causes the sampling instances to span the full duration of a UI. A 4:16 DeMUX then feeds 16 samples at a time, corresponding to 11 UIs, to the digital CDR. The PD estimates the instantaneous zero-crossing phase, φ X [1:16] , for every UI, using a scheme we describe later. We use φ X to recover the average zero-crossing phase, φ AVG , in two steps. First, the phase subtractor generates the phase error, φ ERR , with a modulo-subtraction of φ AVG from φ X , bounding φ ERR within [-0.5; 0.5) UI. Then, φ ERR is fed into a third-order low-pass filter to recover φ AVG . The filter consists of three discrete-time integrators with programmable gains, K 1 , K 2 , and K 3 , that control the CDR's jitter-tracking bandwidth. The data decision block picks one sliced sample per UI as the recovered data by comparing φ X [n] and φ AVG , and marks duplicate samples, present in some UIs due to the FSR, as invalid samples. We remove these invalid samples from the data-decision vector, Ŝ [1:16] , with a vector compactor (described later), which outputs 11 data bits, D [1:11] . For measurement purposes, we retime the recovered data from the blind-sampling clock domain to the baud-rate clock domain, f B /16, using a FIFO.
The PD, shown in Fig. 8 .6.3, consists of an average-transition-slope calculator and a data-phase calculator. From the 16 samples at its input, the PD linearly estimates φ X for every pair of adjacent samples with opposite polarities. This linear phase estimation proves sufficient when there is enough ISI in the channel. Otherwise, an anti-aliasing filter needs to precede the sampling ADC. The PD uses the transition slope between the samples to estimate the phase. As shown in Fig. 8 .6.3, due to the FSR some slopes lead to small errors in φ X , while others lead to larger errors. To calculate a running average of slopes, we select only those slopes that lead to low φ X error. When two transitions occur around one sample (top waveform in Fig. 8 To maintain low circuit complexity, the accuracy of φ ZC [n] is limited to 2 bits. For transitions with low-error slopes, we use an instantaneous sum in the 2-bit φ ZC [n] calculation, while for transitions with high-error slopes we use the average sum. We then convert φ ZC [n] from SI to UI using Figure 8.6.6 presents the simulated and measured jitter tolerances of the FSR CDR. Both simulations and measurements were performed with a 6.875Gb/s 2 7 -1 PRBS input and a sampling rate of 10GS/s. We used an event-driven model [5] in Simulink to simulate the CDR. Our simulations show that the CDR tolerates up to 0.5UI PP of sinusoidal jitter at high frequencies (simulated for 2×10 5 UIs, no random jitter at TX and RX). To validate our simulated results, we fabricated and characterized the FSR CDR in 65nm CMOS. The inset in Fig. 8.6 .6 presents a measured eye diagram at the receiver input. In addition to the 16ps (0.11UI PP ) of jitter already present because of the setup, we applied sinusoidal jitter from 50kHz to 8MHz (the range was limited by the available equipment) to measure the jitter tolerance of the CDR. We generated the receiver input with a Centellax PRBS board and recorded the jitter tolerance at BER=10 -12
. Our measurements closely match the simulation results and confirm that the FSR CDR tolerates 0.3UI PP of high-frequency sinusoidal jitter. The CDR tolerates up to 49MHz (0.98%) of frequency offset ) between the transmitter and receiver beyond the nominal offset due to the FSR. 
